Abstract-The effects of moisture on radiation-induced charge buildup in the oxides of a 0.35 m SOI technology are explored. Data show no observable effects of moisture-related aging on radiation hardness. These results are in contrast to those of previous work performed on bulk MOS technologies fabricated in the 1980s. The cause of these differences do not appear to be due to differences in final chip passivation layers. Instead, other processing variables (e.g., thicker overlayers) may account for these differences. In any case, the SOI technology results indicate that not all advanced technologies exposed to moisture are necessarily susceptible to enhanced radiation-induced degradation.
I. INTRODUCTION

P
REVIOUS work has explored the effects of moisture exposure on radiation-induced degradation of both MOS transistors and ICs fabricated in older technologies (e.g., vintage mid-1980s with gate lengths of 2 m and larger) [1] - [3] . Results of these works have shown some impact of moisture exposure on radiation hardness and have suggested that moisture-related aging effects can be important for electronic systems in radiation environments. For example, for MOS transistors exposed to moisture (water vapor) at elevated temperatures before irradiation, the magnitudes of n-channel gate oxide voltage shifts post-irradiation were larger than those of transistors not exposed to moisture [1] , [3] . For these transistors, it was also shown that the magnitude of the degradation was dependent on the transistor gate channel length; the magnitude of degradation increased with decreasing channel length. This result suggests that the degradation was associated with a diffusion-limited process, i.e., the longer the time and the shorter the distance H O has to diffuse, the bigger the effect. This of course raises concerns about how much degradation might be observed in advanced technologies with much shorter channel lengths. Previous work also showed extremely large gate oxide voltage shifts for p-channel transistors exposed to Manuscript moisture pre-irradiation [3] . These p-channel voltage shifts are large enough to lead to enhanced parametric degradation and lower the functional failure dose of ICs. Large increases in radiation-induced charge buildup in parasitic field oxides were also observed in devices exposed to moisture [3] . In this work, we explore the effects of moisture exposure on radiation-induced charge buildup in oxides of a more advanced 0.35 m SOI IC technology. Transistors were exposed to water vapor at the wafer level using highly accelerated stress tests (HAST) and then their radiation response was characterized.
II. EXPERIMENTAL DETAILS
Transistors were fabricated at Sandia National Laboratories in the CMOS7 3.3-V partially depleted, radiation-hardened silicon-on-insulator (SOI) technology. This technology is manufactured using SOI wafers from SOITEC with a buried oxide thickness of 200 nm. The technology has a top gate oxide thickness of 7 nm and has a drawn n-channel gate length of 0.35 m. However, for this work, transistors with gate lengths from 0.35 to 10 m were examined. In addition, a single n-type polysilicon layer and up to five levels of AlCu metallization are used in the technology. This technology uses n-channel BUSFET (Body Under Source FET) transistors to mitigate the effects of radiation-induced charge buildup in the SOI buried oxide on transistor performance [4] and a hardened shallow trench isolation process for total dose hardening [5] . In a BUSFET transistor, the source regions extend only part way through the top silicon island. This type of transistor design is not required for the p-channel transistors used in this technology because charge buildup in the field and buried oxide do not impact the IV characteristics of p-channel transistors. As a result, to determine the effects of moisture exposure on radiation-induced charge buildup in gate oxides, the threshold voltage shifts in p-channel transistors were monitored. To determine the effects of moisture exposure on radiation-induced charge buildup in parasitic field oxides, n-channel BUSFET transistor leakage current, , at a gate-to-source voltage, , of zero volts was monitored. Using the BUSFET transistors eliminated any potential for radiationinduced charge buildup in the buried oxide from impacting @ V. To examine the effects of moisture exposure on radiation-induced charge buildup in the buried oxide, standard n-channel non-BUSFET transistors were also fabricated (i.e., with both the source and drain regions extending through the entire top silicon island) as illustrated in Fig the source and drain of the top gate transistor. The active channel of the buried oxide transistor is formed in the silicon island over the buried oxide and the back silicon substrate acts as the gate electrode for the device. With these non-BUSFET structures, at high total dose levels, transistor degradation can occur due to radiation-induced charge buildup in the gate and field oxides, and in the SOI buried oxide.
Previous HAST experiments conducted on packaged devices did show some impact of moisture exposure on radiation hardness [2] , [3] . For these experiments, the HAST exposures where preformed on unbiased devices (all pins shorted). In addition, although not reported in [3] , similar trends in device radiation-induced degradation were also observed for packaged devices with a positive gate bias applied during HAST. These results suggest that the impact of H O on device radiation response is independent of bias condition during the HAST exposure. Using this fact, the unbiased HAST tests, and all biased irradiations and transistor characterizations were performed at the wafer level. This significantly increased the number of transistors available for radiation characterization before and after HAST exposure, while reducing total test time. Transistor characterizations were performed using standard IV charge separation techniques before and after HAST exposure and irradiation. The HAST exposures were performed at 85% relative humidity, at a temperature of 130 C, and for times up to 1 week. The one-week HAST exposures are consistent with times specified by JEDEC Standard No: 22-A100 for HAST exposure of plastic encapsulated microcircuits. To characterize the radiation response as a function of total dose, transistors were irradiated using an ARACOR Model 4100 Semiconductor 10-keV X-ray Irradiator. All irradiations were performed at room temperature. A dose rate of 1667 rad(SiO )/s was used for the x-ray irradiations. The data points shown in the figures are the averages and maximum and minimum values for the transistors evaluated. Before and after irradiation, IV characteristics of the transistors were measured using an HP4062 semiconductor parameter analyzer with the drain biased at 2 V while the gate voltage was swept. Radiation-induced changes in the drain and gate current were monitored. A complete description of the wafer-level test system can be found in [6] .
III. EXPERIMENTAL RESULTS
We start by examining the impact of moisture exposure on the radiation response of the gate oxide. Fig. 2 is a plot of the  threshold voltage shift, , of p-channel transistors after irradiation to a total dose of 10 Mrad(SiO ) with 3.6 V Fig. 2 . 1V versus gate length for p-channel transistors irradiated to 10 rad(SiO ) with V = 3.6 V for transistors not exposed to HAST and for transistors exposed to HAST for three hours or one week.
(source and drain grounded) for transistor gate lengths from 0.4 to 10 m. Data are shown for transistors that were not exposed to HAST and for transistors exposed to HAST for three hours and for one week. For p-channel transistors, radiation-induced charge buildup in parasitic field oxides and in the buried oxide is not important and the threshold voltage shift is due entirely to radiation-induced charge buildup in the gate oxides. Although the amount of threshold voltage shift varies with gate length as might be expected [7] , [8] , there is no observable difference in the amount of threshold voltage shift between the transistors not exposed to HAST and those exposed to HAST for times of three hours or one week. These data are considerably different than that observed previously in older technologies [3] . For similar HAST conditions, HAST exposure led to very large threshold voltage shifts for the older p-channel transistors [3] . Fig. 3 is a plot of @ V for n-channel BUSFET transistors versus total dose irradiated with 3.6 V. As mentioned above, increases in @ V are due to radiation-induced charge buildup in parasitic field oxides for these transistors and radiation conditions. Data are shown for transistors that were not exposed to HAST and for transistors exposed to HAST for three hours, one day, and one week. As is normally observed, @ V increases with total dose due to a buildup of radiation-induced oxide-trapped charge in parasitic field oxides. At very high total dose levels, @ V appears to saturate or decrease with total dose as the radiation-induced buildup of interface traps becomes significant compared to the amount of radiation-induced oxide-trapped charge buildup. However, within experimental uncertainty, HAST exposure has no significant impact on @ V at any total dose level. These data suggest that HAST exposure does not significantly affect the amount of radiation-induced buildup of oxide-trapped charge or interface-trap charge in parasitic field oxides. Similar to those for radiation-induced charge buildup in gate oxides, these results are contrary to previous results obtained on much older technologies [3] . Fig. 4 is a plot of the back-gate threshold voltage shift, , for n-channel non-BUSFET transistors irradiated with a source and drain voltage of 3.6 V and with Fig. 3 . I @ V = 0 V versus total dose for n-channel BUSFET transistors irradiated to 10 rad(SiO ) with V = 3:6 V for transistors not exposed to HAST and for transistors exposed to HAST for 3 hours, 1 day, or 1 week.
Fig. 4. 1V
versus total dose for n-channel non-BUSFET transistors irradiated to 10 rad(SiO ) with the source and drain at 3.6 V and V = 0 V for transistors not exposed to HAST and for transistors exposed to HAST for 3 hours, 1 day, or 1 week.
V versus total dose. These bias conditions (typical of that for a pass-gate transistor) have been determined to be worst case for radiation-induced charge buildup in buried oxides [9] , [10] . Data are shown for transistors that were not exposed to HAST and for transistors exposed to HAST for 3 hours, 1 day, and 1 week. As mentioned above, increases in are due to radiation-induced charge buildup in the buried oxide. Within experimental uncertainty, there is no difference in the radiation-induced charge buildup in the buried oxide between transistors that were not exposed to HAST and those that were exposed to HAST. Previous work on older technologies did not investigate the effects of moisture exposure on radiation-induced charge buildup in SOI buried oxides. Hence, these are the first results exploring the effects of moisture exposure on radiation-induced charge buildup in SOI buried oxides.
IV. DISCUSSION
The results of Figs. 2-4 show no observable effects of moisture-related aging on radiation hardness. These results are in contrast to those of previous work performed on older technologies [1] - [3] . The mechanisms for the differences in this work and in previous work are under investigation. One possible reason for these differences could be associated with the final chip passivation layers used. Unlike the Sandia devices examined in the previous work, which used doped oxides as the final passivation layer, the SOI transistors examined in this work used a silicon nitride (Si N ) final passivation layer. It is well known that nitride passivation layers are excellent barriers to moisture diffusion and are commonly used for devices packaged in plastic packages [11] . However, this explanation is not consistent with previous data taken on p-channel transistors from a 2 m commercial technology fabricated in the mid 1980s by OKI Semiconductor that also used a nitride passivation layer [3] . For the OKI transistors, moisture exposure degraded the radiation response of the transistors. In this case, it was speculated that moisture most likely diffused through surface regions not covered by nitride [3] .
To determine if the different final passivation layers could account for the different effects of moisture exposure on radiation-induced degradation for the SOI transistors in this work and for the bulk silicon transistors in the previous work, additional SOI wafers (these wafers are from a different fabrication lot than the wafers used for the results shown in Figs. 2-4 ) fabricated with either a doped oxide or a silicon nitride as the final passivation layer were also subjected to the HAST exposures. Fig. 5 is a plot of the back-gate threshold voltage shift, , for n-channel non-BUSFET transistors with different passivation layers (doped oxide or silicon nitride) irradiated with a source and drain voltage of 3.6 V and with 0 V versus total dose, as was the case for the data shown in Fig. 4 . Data are shown for transistors with different passivation layers that were not exposed to HAST and for transistors with different passivation layers exposed to HAST for 1 week. Within experimental uncertainty, there is no difference in the radiation-induced charge buildup in the buried oxide for transistors with the doped oxide or silicon nitride as a final passivation layer. It is also important to note that we observed no differences in radiation-induced charge buildup in the gate or STI for transistors with the doped oxide or silicon nitride as a final passivation layer. These data suggest that the different passivation layers are not the cause of the lack of any observable moisture-related aging effects on radiation hardness in the SOI transistors.
Another process variable that could lead to differences in the effects of moisture on radiation hardness between this SOI technology and the bulk silicon technologies fabricated in the 1980s is overlayer thickness. The SOI technology has five levels of metallization versus one layer of metallization used for the 1980s technologies. Thicker overlayers will increase the distance H O has to diffuse to reach the gate oxides and hence, substantially longer moisture exposure times might be required to observe similar effects. Clearly, more work needs to be done to identify the process variables or mechanisms that account for the observed differences in the older and newer technologies and to determine if other new technologies might be impacted by moisture exposure and thus, may be susceptible to aging effects. versus total dose for n-channel non-BUSFET transistors with different passivation layers (doped oxide or silicon nitride) irradiated to 10 rad(SiO ) with the source and drain at 3.6 V and V = 0 V for transistors not exposed to HAST and for transistors exposed to HAST for 1 week.
V. SUMMARY
Both n-and p-channel SOI transistors were exposed to moisture prior to irradiation. The results show no observable effects of moisture-related aging on radiation hardness, in contrast with previously published results on bulk MOS technologies fabricated in the 1980s [1] - [3] . This suggests that the process technology used to fabricate the more advanced Sandia CMOS7 3.3-V partially-depleted, radiation-hardened SOI technology has reduced or eliminated the effects of moisture on radiation hardness. In this work, only one technology (the SOI technology) was examined as representative of a new technology. Whether or not moisture exposure has an impact on the radiation hardness of other present day SOI and bulk CMOS technologies is not known. In any case, our SOI technology results indicate that not all advanced technologies exposed to moisture are necessarily susceptible to enhanced radiation-induced degradation.
